

REMARKS

The Examiner indicated that Claims 2-4 and 6-11 would be allowable if rewritten in independent form including all of the limitations of the base Claim and any intervening claims. The Claims have been rewritten accordingly, as shown above.

The Examiner rejected Claim 5 under 35 U.S.C. 102(e) as being anticipated by JP 2003-086621 (Yoshihiko). Applicant traverses the rejection.

Claim 5 requires a first planar transmission device having a first conductive region and a second planar transmission device having a second conductive region. The Examiner points to Yoshihiko Figure 1, identifying elements 1 and 2 as the first and second planar transmission devices, with elements 4 and 3 as the corresponding first and second conductive regions. Applicant has obtained an automated translation of Yoshihiko using the web site at the following address: http://www.ipdl.inpit.go.jp/homepg_e.ipdl. The translation of the Claims makes it clear that the teachings of Yoshihiko concern a method of electrically connecting a semiconductor chip 2 to a substrate 1 using a wiring section 4, rather than of making an electrical interconnection between planar transmission devices. Moreover, the translations of paragraph 12 and of the description of Figure 1 make it clear that element 1 is a substrate, and that element 2 is a semiconductor chip and element 4 is the wiring section. There is no mention of any form of transmission line or planar transmission device in Yoshihiko. Hence, Applicant submits that the first and second planar transmission devices required by Claim 5 are not taught by Yoshihiko.

Accordingly, Applicant submits that Yoshihiko does not anticipate Claim 5.

Respectfully Submitted,

A handwritten signature in black ink, appearing to read "Calvin B. Ward".

Calvin B. Ward
Registration No. 30,896
Date: October 4, 2007

Agilent Technologies, Inc.
Legal Department, M/S DL429
Intellectual Property Administration
P.O. Box 7599
Loveland, CO 80537-0599
Telephone (925) 855-0413
Telefax (925) 855-9214